Abstract: This paper presents a pipelined SAR ADC with a two-stage closed-loop residue amplifier (RA). The proposed RA incorporates a floating gm-ratio-based amplifier (FGA) as the first stage and a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results